

FDG6321C Dual N & P Channel Digital FET

General Description


These dual N & P-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETS. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.

Features

- N-Ch 0.50 A, 25 V, $R_{\rm DS(ON)}$ = 0.45 Ω @ $V_{\rm GS}$ = 4.5V. $R_{\rm DS(ON)}$ = 0.60 Ω @ $V_{\rm GS}$ = 2.7 V.
- Very small package outline SC70-6.
- Very low level gate drive requirements allowing direct operation in 3 V circuits(V_{GS(th)} < 1.5 V).
- Gate-Source Zener for ESD ruggedness (>6kV Human Body Model).







Absolute Maximum Ratings $T_A = 25^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	25	-25	V
V_{GSS}	Gate-Source Voltage	8	-8	V
I _D	Drain Current - Continuous	0.5	-0.41	А
	- Pulsed	1.5	-1.2	
P_{D}	Maximum Power Dissipation (Note 1)	0.3		W
T_J , T_{STG}	Operating and Storage Temperature Ranger	-55 to 150		°C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100pf / 1500 Ohm)	6		kV
THERMA	L CHARACTERISTICS			•
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	41	°C/W	

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
OFF CHAR	ACTERISTICS					•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	N-Ch	25			V	
		$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	P-Ch	-25			Ī	
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I _D = 250 μA, Referenced to 25 °C	N-Ch		26		mV/°C	
		I _D =-250 μA, Referenced to 25 °C	P-Ch		-22			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 20 V, V _{GS} = 0 V	N-Ch			1	μA	
		$T_J = 55^{\circ}C$				10		
I _{GSS}	Gate - Body Leakage Current	V _{DS} = -20 V, V _{GS} = 0 V	P-Ch			-1	μA	
		$T_{J} = 55^{\circ}C$				-10		
I _{GSS}	Gate - Body Leakage Current	$V_{GS} = 8 \text{ V}, \ V_{DS} = 0 \text{ V}$	N-Ch			100	nA	
		$V_{GS} = -8 \text{ V}, \ V_{DS} = 0 \text{ V}$	P-Ch			-100	nA	
ON CHARA	CTERISTICS (Note 2)							
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	N-Ch	0.65	0.8	1.5	V	
(-)		$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	P-Ch	-0.65	-0.82	-1.5	Ī	
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	N-Ch		-2.6		mV/°C	
		$I_D = -250 \mu\text{A}$, Referenced to 25 °C	P-Ch		2.1			
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 0.5 \text{ A}$	N-Ch		0.34	0.45	Ω	
		T _J =125°C			0.55	0.72		
		$V_{GS} = 2.7 \text{ V}, I_{D} = 0.2 \text{ A}$			0.44	0.6		
		$V_{GS} = -4.5 \text{ V}, I_{D} = -0.41 \text{ A}$	P-Ch		0.85	1.1		
		T _J =125°C			1.2	1.8	Ī	
		$V_{GS} = -2.7 \text{ V}, I_{D} = -0.25 \text{ A}$			1.15	1.5		
I _{D(ON)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, \ V_{DS} = 5 \text{ V}$	N-Ch	0.5			Α	
		$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$	P-Ch	-0.41				
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 0.5 \text{ A}$	N-Ch		1.45		S	
		$V_{DS} = -5 \text{ V}, \ I_{D} = -0.41 \text{ A}$	P-Ch		0.9			
DYNAMIC C	HARACTERISTICS							
C_{iss}	Input Capacitance	N-Channel	N-Ch		50		pF	
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	P-Ch		62			
C _{oss}	Output Capacitance	f = 1.0 MHz	N-Ch		28			
		P-Channel	P-Ch		34			
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{V},$	N-Ch		9			
		f = 1.0 MHz	P-Ch		10			

Electrical Characteristics (continued)

SWITCHING CHARACTERISTICS (Note 2)

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
t _{D(on)}	Tum - On Delay Time	N-Channel	N-Ch		3	6	nS
		$V_{DD} = 5 \text{ V}, I_{D} = 0.5 \text{ A},$	P-Ch		7	15	
t,	Turn - On Rise Time	V_{GS} = 4.5 V, R_{GEN} = 50 Ω	N-Ch		8.5	18	nS
			P-Ch		8	16	
t _{D(off)}	Turn - Off Delay Time	P-Channel	N-Ch		17	30	nS
		$V_{DD} = -5 \text{ V}, I_{D} = -0.5 \text{ A},$	P-Ch		55	80	
t _f	Turn - Off Fall Time	V_{GS} = -4.5 V, R_{GEN} = 50 Ω	N-Ch		13	25	nS
			P-Ch		35	60	
Q_g	Total Gate Charge	N-Channel	N-Ch		1.64	2.3	nC
		$V_{DS} = 5 \text{ V}, I_{D} = 0.5 \text{ A},$	P-Ch		1.1	1.5	
Q_{gs}	Gate-Source Charge	V _{GS} = 4.5 V	N-Ch		0.38		nC
		P- Channel	P-Ch		0.31		
Q_{gd}	Gate-Drain Charge	$V_{DS} = -5 \text{ V}, I_{D} = -0.41 \text{ A},$	N-Ch		0.45		nC
		$V_{GS} = -4.5 \text{ V}$	P-Ch		0.29		
DRAIN-SC	DURCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS					
I _s	Maximum Continuous Drain-Source Diode	e Forward Current	N-Ch			0.25	Α
			P-Ch			-0.25	
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.5 \text{ A} \text{ (Note 2)}$	N-Ch		0.8	1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = -0.5 \text{ A} \text{ (Note 2)}$	P-Ch		-0.85	-1.2	

^{1.} R_{g,M} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{g,C} is guaranteed by design while R_{RCA} is determined by the user's board design. $R_{\text{BJA}} = 415^{\circ}\text{C/W}$ on minimum mounting pad on FR-4 board in still air. 2. Pulse Test: Pulse Width $\leq 300 \mu \text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Electrical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 16. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1. Transient thermalresponse will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 E^2CMOS^{TM} PowerTrenchTM

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				